Introduction
Drain leakage current at zero gate bias has been a major concern in cMoS device scaling. In p-MosFET's, channel length shortening by negative oxide Charge creation during stress can cause an increase of drain leakage current due to enhanced DIBL and punchthrough effects rt-:t. As channel length is further reduced, stress created oxide ihatg" would have a non-localized effect and can result in a si-gnificant threshold voltage shift [4] .
quarter-micron CMOS generation and beyond, shallow trench isolation (srl) has been commonly adopied to increase integration density. However, enhanced hot carrier degradation in STI MOSFET's was observed [5, 6] The gate oxide thickness is about 50A. To enhance-the sress effect, an accelerated bi-directional stress (usually occurring in a pass transistor) is used, i.e., a forward mode stress (vo-s=-4.3y, Vgs=-0.5V) followed by a reverse mode stress (Vso=-4.3-V, Vgd=-0.5V). In Fig. 2 Fig. 8(a) -+'Lg=0.251tm
